_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
peepsalot has quit [Remote host closed the connection]
peepsalot has joined #litex
Emantor has quit [Quit: ZNC - http://znc.in]
Emantor has joined #litex
Degi_ has joined #litex
Degi has quit [Ping timeout: 256 seconds]
Degi_ is now known as Degi
ElfenKaiser has quit [Quit: Konversation terminated!]
GNUmoon2 has quit [Remote host closed the connection]
GNUmoon2 has joined #litex
shorne has quit [Read error: Connection reset by peer]
shorne has joined #litex
shorne has quit [Read error: Connection reset by peer]
shorne has joined #litex
shorne has quit [Read error: Connection reset by peer]
shorne has joined #litex
Guest61 has joined #litex
<Guest61> Helloo
<Guest61> LiteX looks pretty cool, im wondering if anyone could give me some pointers. I would like to build a soft soc, be able to run bare metal C/C++ on it and create custom periphals for it with VHDL
<Guest61> I think this should be relatively straight forward? But i have not found any example regarding bare metal, and mostly none regarding the compiler. (it should be there if i dive into the makefile of zephyr or linux, but thats a bit deep waters before even having a live board)
shorne has quit [Read error: Connection reset by peer]
shorne has joined #litex
<Guest61> well, i guess noone is online for now. Cheers
Guest61 has quit [Quit: Client closed]
shorne has quit [Read error: Connection reset by peer]
shorne has joined #litex
shorne has quit [Read error: Connection reset by peer]
shorne has joined #litex
shorne has quit [Read error: Connection reset by peer]
shorne has joined #litex
Stary has quit [Ping timeout: 260 seconds]
Stary has joined #litex