_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
peeps[zen] has quit [Quit: Connection reset by peep]
peepsalot has joined #litex
slagernate has joined #litex
<slagernate> finally got litex working on my crosslink-nx board -.- https://github.com/enjoy-digital/litex/issues/1441
bl0x has joined #litex
bl0x_ has quit [Ping timeout: 248 seconds]
cr1901_ has joined #litex
<slagernate> albeit the BIOS crc is incorrect...
Degi has quit [*.net *.split]
cr1901 has quit [*.net *.split]
Degi has joined #litex
Degi has quit [Ping timeout: 248 seconds]
Degi has joined #litex
slagernate has quit [Ping timeout: 260 seconds]
slagernate has joined #litex
FabM has joined #litex
FabM has quit [Changing host]
FabM has joined #litex
jeremyh_ has joined #litex
<jeremyh_> hi everyone
<jeremyh_> I'm a bit litex noob trying to play around with my first litex design
<jeremyh_> (it's for the ECP5-mini using nextpnr)
<jeremyh_> Unfortunately, I get the following error right near the end of building it
<jeremyh_> Info: IOLOGIC component OFS1P3BX_1 connected to PIO Bel X38/Y0/PIOB
<jeremyh_> Info: IOLOGIC component OFS1P3BX connected to PIO Bel X35/Y0/PIOAERROR: CE signal or polarity mismatch for IO flipflop IFS1P3BX_1 with other IOFFs at location.
<jeremyh_> ERROR: Packing design failed.
<jeremyh_> oop
<jeremyh_> sorry that should be 4 lines
<jeremyh_> im not exactly sure what can cause this problem, if it is an issue with nextpnr or an issue with the code (I'm guessing the latter)
<jeremyh_> could anyone please point me in the right direction with how to debug something like this? I'm a bit stuck unfortunately
<slagernate> may want to check design is small enough (logic/FF and pin count utilization), and that your litex script is targeting the actual device you want (ECP5-Mini, `python3 project/ecp5_mini.py --build --load`, I assume you are using)?
<jeremyh_> yep, I am using that command minus the --load
<slagernate> also, I have better luck running litex on a virtual environment (I used multipass): https://github.com/enjoy-digital/litex/issues/1441
<jeremyh_> LUT4s are at 25% so i don think that is the issue
<slagernate> may want to post your full script and output on github somewhere. I'm quite new to litex myself, fyi
<slagernate> is yours a "non 12F" ECP5? The README mentions using `--device=25F` if so
<jeremyh_> yeah, the device is a 12F
<jeremyh_> i am just using the script as-is from the repo, though I added a single line to fix a build problem with `ident_version`
<jeremyh_> i will try to capture a log
<slagernate> I had a pretty great experience using multipass as VM (not virtual environment).
<jeremyh_> i'm currently running it without a virtualenv
<jeremyh_> it's a brand new VM ubuntu image with basically not much else installed
<jeremyh_> i have not really used multipass before, so I'm trying to do as little as possible at first while i get something working ;)
<slagernate> I think multipass isn't required if you have a fresh ubuntu install
<slagernate> looking at stderr it seems the pin configuration is causing the packing error
<jeremyh_> yep, I'm still trying to work out where the packing problem is though
<jeremyh_> like which pins are the ones in the design that are causing the conflict
<slagernate> hm, weird. Not sure what's going on. I guess worst case could possibly start from scratch and create your own board file, assuming there are no other existing examples for that board.
<slagernate> sorry I can't help much
<jeremyh_> no worries, thank you for the help anyway
<jeremyh_> I appreciate it
<jeremyh_> well, if I remove the valentyusb core from here: https://github.com/litex-hub/valentyusb it builds ok
<jeremyh_> so i guess it is a problem with the usb core
<jeremyh_> yep, indeed it seems that if I replace the usb-acm uart with a regular uart, the core builds and runs correctly
<jeremyh_> so i guess the cdc-acm doesn't support the ECP5-12F ? I see a bunch of references to these IO buffers in the commit logs of the valentyusb litex repo
<tnt> jeremyh_: seems like it's requesting something that's not possible for the IOBlocks.
<tnt> Shouldn't be 12F specific, but it could be the exact pins on which USB is. Not all IO blocks are the same.
<tnt> Could also be some recent change in either nextpnr (like it become more restrictive, or better at checking things) or the core...
<gatecat> Yeah, it's got better at checking conflicts in the IO flipflops that would result in a silent miscompile, or, because of the bug, even memory corruption
<gatecat> Quite possibly for USB 1.1 you could get away without them and just use regular flipflops. That may well be what Diamond actually does here anyway (nextpnr errors out where ECP5 IO FFs can't be used, Diamond usually just converts them back to regular ones...)
<gatecat> For the ECP5 as far as IO flipflops are concerned there should be no differences between IO pins afaik
slagernate has quit [Quit: Client closed]
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
<jeremyh_> thanks for the tips - yes, I suspected that might be the case about error checking
<jeremyh_> i will see what I can do about playing around with the output flipflops
so-offishul has joined #litex
so-offish has quit [Ping timeout: 260 seconds]
<jeremyh_> Thank you again! I reverted this commit https://github.com/litex-hub/valentyusb/commit/61fb144550e513be0717d3f5910a19a0cc1a6fe9 and now it works!
<jeremyh_> I'm not sure where to report this bug though, because the repo is a fork
<gatecat> actually that pattern looks like it should be okay
<gatecat> can you zip up the gateware build folder so I can look at this some time?
<jeremyh_> sure
<jeremyh_> should i create an issue on nextpnr and upload it there ?
<gatecat> yeah, sounds good
<jeremyh_> thanks again
jeremyh_ has quit [Quit: Client closed]
DerekKozel[m] has quit [Quit: Bridge terminating on SIGTERM]
mikolajw has quit [Quit: Bridge terminating on SIGTERM]
CarlFK has quit [Quit: Bridge terminating on SIGTERM]
pepijndevos[m] has quit [Quit: Bridge terminating on SIGTERM]
a3f has quit [Quit: Bridge terminating on SIGTERM]
shoragan[m] has quit [Quit: Bridge terminating on SIGTERM]
Salamandar has quit [Quit: Bridge terminating on SIGTERM]
rtodaro[m]1 has quit [Quit: Bridge terminating on SIGTERM]
amstan1 has quit [Quit: Bridge terminating on SIGTERM]
Crofton[m]1 has quit [Quit: Bridge terminating on SIGTERM]
sajattack[m] has quit [Quit: Bridge terminating on SIGTERM]
shoragan[m] has joined #litex
DerekKozel[m] has joined #litex
Crofton[m] has joined #litex
mikolajw has joined #litex
pepijndevos[m] has joined #litex
Salamandar has joined #litex
amstan has joined #litex
CarlFK has joined #litex
a3f has joined #litex
rtodaro[m] has joined #litex
sajattack[m] has joined #litex
DerekKozel[m] has quit [Ping timeout: 246 seconds]
sajattack[m] has quit [Ping timeout: 246 seconds]
Salamandar has quit [Ping timeout: 264 seconds]
rtodaro[m] has quit [Ping timeout: 265 seconds]
CarlFK has quit [Ping timeout: 246 seconds]
amstan has quit [Ping timeout: 252 seconds]
pepijndevos[m] has quit [Ping timeout: 252 seconds]
shoragan[m] has quit [Ping timeout: 252 seconds]
Crofton[m] has quit [Ping timeout: 265 seconds]
mikolajw has quit [Ping timeout: 256 seconds]
a3f has quit [Ping timeout: 264 seconds]
Salamandar has joined #litex
a3f has joined #litex
rtodaro[m] has joined #litex
DerekKozel[m] has joined #litex
sajattack[m] has joined #litex
CarlFK has joined #litex
mikolajw has joined #litex
shoragan[m] has joined #litex
pepijndevos[m] has joined #litex
amstan has joined #litex
Crofton[m] has joined #litex
so-offishul is now known as so-offish
cr1901_ is now known as cr1901
so-offish has quit [Quit: Leaving]
so-offish has joined #litex
so-offish has quit [Client Quit]
so-offish has joined #litex
so-offish has quit [Client Quit]
so-offish has joined #litex
so-offish has quit [Client Quit]
so-offish has joined #litex
so-offish has quit [Client Quit]
so-offish has joined #litex
so-offish has quit [Client Quit]
so-offish has joined #litex
so-offish has quit [Client Quit]
so-offish has joined #litex
so-offish has quit [Remote host closed the connection]
so-offish has joined #litex
so-offish has quit [Remote host closed the connection]
so-offish has joined #litex
GNUmoon has quit [Ping timeout: 255 seconds]
slagernate has joined #litex
knicklicht has joined #litex
TMM_ has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM_ has joined #litex
peepsalot has quit [Ping timeout: 248 seconds]
slagernate has quit [Ping timeout: 260 seconds]
knicklicht has quit [Quit: Client closed]
knicklicht has joined #litex
pbsds has quit [Quit: Ping timeout (120 seconds)]
knicklicht has quit [Ping timeout: 260 seconds]
pbsds has joined #litex
acathla has quit [Quit: [Guru Meditation]]
FabM has quit [Ping timeout: 248 seconds]
acathla has joined #litex
FabM has joined #litex
FabM has joined #litex
FabM has quit [Changing host]
FabM has quit [Ping timeout: 264 seconds]
so-offishul has joined #litex
so-offish has quit [Ping timeout: 248 seconds]
zjason` has joined #litex
zjason has quit [Ping timeout: 248 seconds]
so-offish1 has joined #litex
so-offishul has quit [Ping timeout: 248 seconds]
peepsalot has joined #litex