whitequark[cis] changed the topic of #amaranth-lang to: Amaranth hardware definition language · weekly meetings: Amaranth each Mon 1700 UTC, Amaranth SoC each Fri 1700 UTC · play https://amaranth-lang.org/play/ · code https://github.com/amaranth-lang · logs https://libera.irclog.whitequark.org/amaranth-lang · Matrix #amaranth-lang:matrix.org
notgull has quit [Ping timeout: 268 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 272 seconds]
Degi_ has joined #amaranth-lang
Degi has quit [Ping timeout: 268 seconds]
Degi_ is now known as Degi
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 268 seconds]
balrog has quit [Quit: Bye]
balrog has joined #amaranth-lang
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 268 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 268 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 268 seconds]
frgo has joined #amaranth-lang
underst0rm[m] has joined #amaranth-lang
<underst0rm[m]> Hi, I was wondering if there is example code for AXI (lite) interfaces using all the goodies from Amaranth 0.5 and recent amaranth-soc?
<whitequark[cis]> there isn't
<whitequark[cis]> <zyp[m]> "yeah, I'm not asking for a..." <- io.DDRBuffer is more than just about simulation: it specifically exists to abstract over the implementations of different DDR buffers
<whitequark[cis]> so any hypothetical QDRBuffer should also be a sound abstraction or it shouldn't be there
<zyp[m]> agreed
adamse has quit [Ping timeout: 255 seconds]
mobius has quit [Ping timeout: 255 seconds]
benreynwar has quit [Ping timeout: 255 seconds]
palmer has quit [Ping timeout: 256 seconds]
esden has quit [Ping timeout: 256 seconds]
alanvgreen has quit [Ping timeout: 255 seconds]
mithro has quit [Ping timeout: 255 seconds]
tcal has quit [Ping timeout: 255 seconds]
gatecat has quit [Ping timeout: 256 seconds]
sorear has quit [Ping timeout: 255 seconds]
LoveMHz has quit [Ping timeout: 256 seconds]
tucanae47 has quit [Ping timeout: 256 seconds]
key2 has quit [Ping timeout: 255 seconds]
ormiret has quit [Ping timeout: 255 seconds]
tannewt has quit [Ping timeout: 256 seconds]
ovf has quit [Ping timeout: 256 seconds]
yuriks has quit [Ping timeout: 256 seconds]
_alice has quit [Ping timeout: 256 seconds]
sorear has joined #amaranth-lang
palmer has joined #amaranth-lang
LoveMHz has joined #amaranth-lang
benreynwar has joined #amaranth-lang
gatecat has joined #amaranth-lang
tannewt has joined #amaranth-lang
ovf has joined #amaranth-lang
mithro has joined #amaranth-lang
adamse has joined #amaranth-lang
esden has joined #amaranth-lang
ormiret has joined #amaranth-lang
mobius has joined #amaranth-lang
yuriks has joined #amaranth-lang
tucanae47 has joined #amaranth-lang
key2 has joined #amaranth-lang
alanvgreen has joined #amaranth-lang
tcal has joined #amaranth-lang
_alice has joined #amaranth-lang
<_whitenotifier-9> [rfcs] jfng opened pull request #70: RFC 70: unify names of MemoryMap resources and windows - https://github.com/amaranth-lang/rfcs/pull/70
frgo_ has joined #amaranth-lang
frgo has quit [Read error: Connection reset by peer]
notgull has joined #amaranth-lang
notgull has quit [Ping timeout: 268 seconds]
<_whitenotifier-9> [amaranth] whitequark commented on issue #1417: Add a `PortLike` that can be used in simulation to test designs which instantiate I/O buffers - https://github.com/amaranth-lang/amaranth/issues/1417#issuecomment-2189380866
<_whitenotifier-9> [amaranth] whitequark commented on issue #1416: Add a way to have fine grained control over `oe` for `io.Buffer`, `io.FFBuffer`, `io.DDRBuffer` - https://github.com/amaranth-lang/amaranth/issues/1416#issuecomment-2189381369
<_whitenotifier-9> [amaranth] whitequark opened issue #1418: View of ArrayLayout cannot be indexed with a negative `int` - https://github.com/amaranth-lang/amaranth/issues/1418
<_whitenotifier-9> [amaranth] whitequark commented on issue #1418: View of ArrayLayout cannot be indexed with a negative `int` - https://github.com/amaranth-lang/amaranth/issues/1418#issuecomment-2189470745
<_whitenotifier-9> [amaranth] whitequark commented on issue #1418: View of ArrayLayout cannot be indexed with a negative `int` - https://github.com/amaranth-lang/amaranth/issues/1418#issuecomment-2189482949
<_whitenotifier-9> [amaranth] whitequark opened issue #1419: Allow accessing argument-less predicates on enum views without defining a custom view class - https://github.com/amaranth-lang/amaranth/issues/1419
frgo_ has quit [Remote host closed the connection]
frgo has joined #amaranth-lang
frgo has quit [Remote host closed the connection]
frgo has joined #amaranth-lang
frgo has quit [Remote host closed the connection]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 252 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 268 seconds]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 264 seconds]
frgo has joined #amaranth-lang
frgo has quit [Remote host closed the connection]
frgo has joined #amaranth-lang
frgo has quit [Ping timeout: 252 seconds]
<whitequark[cis]> isn't that more concisely put as stream.Signature(Inputs)?
<whitequark[cis]> when in doubt, look at Amaranth docs
<whitequark[cis]> though
<whitequark[cis]> for functions like this I do something like... (full message at <https://catircservices.org/_matrix/media/v3/download/catircservices.org/LrunahOOcSYMzpTsOtduzcDa>)
<whitequark[cis]> where the entire code is in the returns section
<cr1901> Okay, perfect. Didn't think to use the :py: role. Will fix.
<whitequark[cis]> that's actually a custom role amaranth defines
<whitequark[cis]> look in conf.py
<cr1901> Adding a role like that via rst_prolog, doesn't work with MyST, but I'll keep that in mind for the future