_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://libera.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
nickoe has quit [Quit: Client closed]
nickoe has joined #litex
Degi has quit [Ping timeout: 272 seconds]
Degi has joined #litex
bl0x_ has joined #litex
bl0x has quit [Ping timeout: 246 seconds]
hrberg has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
hrberg has joined #litex
shorne has quit [Quit: leaving]
shorne has joined #litex
knicklicht has joined #litex
<_florent_> DerekKozel[m]: I did some initial support for the Pluto yes, but haven't done much yet. In fact I find using the Zynq PS + Linux + USB a bit overkill/complicated and already have other simpler solution for AD936X chips when used over PCIe.
<_florent_> DerekKozel[m]: I'm still planning to play with it, but will try to see if I can bypass the PS + Linux and use the USB core directly from the PL. I also have the Pluto Plus and would like to see if I can use the Ethernet MAC from the PL also.
<_florent_> Otherwise, lots of projects are going on, so sorry for not being able to follow/answer some questions I could probably answer/investigate...
knicklicht has quit [Quit: Ping timeout (120 seconds)]
knicklicht has joined #litex
knicklicht has quit [Quit: Ping timeout (120 seconds)]
knicklicht has joined #litex
knicklicht has quit [Ping timeout: 260 seconds]
knicklicht has joined #litex
<knicklicht> Can I use the Xilinx JTAG programmer (0403:6010) to program the Lattice ECP5? The openOCD config references "cpld/xilinx-xc6s.cfg". Do I need to change this?
shorne has quit [Read error: Connection reset by peer]
shorne has joined #litex
FabM has joined #litex
FabM has joined #litex
knicklicht has quit [Ping timeout: 260 seconds]
nickoe has quit [Quit: Client closed]
FabM has quit [Quit: Leaving]