azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
specing_ has joined ##openfpga
specing has quit [Killed (NickServ (GHOST command used by specing_))]
specing_ is now known as specing
nelgau has quit [Ping timeout: 240 seconds]
nelgau has joined ##openfpga
specing has quit [Ping timeout: 246 seconds]
specing has joined ##openfpga
d3fp4r4m has joined ##openfpga
d3fp4r4m is now known as defparam
iobus has joined ##openfpga
<iobus> how i can know why yosys think a module that i'm using in "top" is not used?
emeb_mac has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]