whitequark changed the topic of #yosys to: Yosys Open SYnthesis Suite: https://github.com/YosysHQ/yosys/ | Channel logs: https://libera.irclog.whitequark.org/yosys/ | Bridged to #yosys:matrix.org
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
citypw has joined #yosys
citypw has quit [Remote host closed the connection]
darkpheonix has joined #yosys
tlwoerner has joined #yosys
FabM has joined #yosys
FabM has joined #yosys
krispaul has joined #yosys
kristianpaul has quit [Ping timeout: 244 seconds]
darkpheonix_ has joined #yosys
darkpheonix has quit [Ping timeout: 248 seconds]
tlwoerner has quit [Remote host closed the connection]
tlwoerner has joined #yosys
darkpheonix has joined #yosys
darkpheonix_ has quit [Ping timeout: 248 seconds]
jbo_ has joined #yosys
jbo has quit [Ping timeout: 260 seconds]
jbo_ is now known as jbo
darkpheonix has quit [Read error: Connection reset by peer]
remexre has quit [Remote host closed the connection]
remexre has joined #yosys
krispaul has quit [Quit: WeeChat 3.5]
kristianpaul has joined #yosys
kristianpaul has quit [Client Quit]
kristianpaul has joined #yosys
hwpplayer1 has joined #yosys
glguy has joined #yosys
<glguy> Are there instructions for loading VHDL files with Verific I could look at that would help me with loading VHDL files where a few of the files are defining packages in the "work" library and then they are importing other packages from an adjacent directory that corresponds to a different library. I've found the help string for the verific command but I don't really understand the loading 'model'
FabM has quit [Ping timeout: 248 seconds]
cr1901 has quit [Read error: Connection reset by peer]
cr1901 has joined #yosys
hwpplayer1 has quit [Quit: sleep]
nonchip has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
nonchip has joined #yosys