whitequark changed the topic of #yosys to: Yosys Open SYnthesis Suite: https://github.com/YosysHQ/yosys/ | Channel logs: https://libera.irclog.whitequark.org/yosys/ | Bridged to #yosys:matrix.org
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
citypw has joined #yosys
FabM has joined #yosys
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined #yosys
sugarbeet has quit [Ping timeout: 244 seconds]
sugarbeet has joined #yosys
srk has quit [Ping timeout: 244 seconds]
srk has joined #yosys
FabM has quit [Ping timeout: 276 seconds]
Guest2 has joined #yosys
<Guest2> yop, I'm curious if yosys+nextpnr-ecp5 is able to use a block ram with output register configuration. I'm unfamiliar with those tool, but if I understand well the code here https://github.com/YosysHQ/yosys/blob/main/techlibs/ecp5/brams_map.v#L120 it seems that it's always inferred without output register?
Adrien[m] has joined #yosys
<Adrien[m]> Hi all, does anyone have a declaration for primitive PS8 ?
<Adrien[m]> Or a hint on where that can be found or generated
<Guest2> I have designed a riscv5 multi-stage, multi-hart as barrel processor. I'm using xiling vivado in parallel to crash-test my design. with vivado and targeting an xc7 or xcvu9p, adding an extra delay register after reading a block ram greatly improve timing. but with yosys for ecp5, it increase only slightly, and next-pnr both suggest that the bram
<Guest2> read registers are in the critical path. stuck at ~115MHz
<Adrien[m]> vivado-generated wrappers are too much of a pain to manually process to get to a clear declaration... (vhdl preferred, but clear verilog would be great too)
Guest2 has quit [Quit: Client closed]
Guest2 has joined #yosys
Guest60 has joined #yosys
Guest2 has quit [Ping timeout: 240 seconds]
<Adrien[m]> I was thinking maybe Yosys could have a sort of database of primitives, or taking it from prjxray, but it's not obvious
Guest2 has joined #yosys
Guest60 has quit [Ping timeout: 240 seconds]
<Adrien[m]> granted, there are quite clear PS8 module declarations un Yosys repo, but ports are sorted by direction instead of by "channel", so more processing needed to reorder according to vivado-generated order, which is more human friendly.
Guest2 has quit [Quit: Client closed]
Guest2 has joined #yosys
uis[m] has joined #yosys
<uis[m]> In what state xc7 pnr?
<uis[m]> How hard and feature complete opensource design flow for zynq7?
citypw has quit [Ping timeout: 264 seconds]
<Adrien[m]> ok sed and grep will make it work eventually...
Guest2 has quit [Quit: Client closed]
Guest2 has joined #yosys
hwpplayer1 has joined #yosys
hwpplayer1 has quit [Read error: Connection reset by peer]
hwpplayer1 has joined #yosys
hwpplayer1 has quit [Read error: Connection reset by peer]
hwpplayer1 has joined #yosys
hwpplayer1 has quit [Remote host closed the connection]
hwpplayer1 has joined #yosys
hwpplayer1 has quit [Read error: Connection reset by peer]
nonchip has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
nonchip has joined #yosys
Guest2 has quit [Quit: Client closed]