twix has quit [Quit: ZNC 1.9.1+deb2+b2 - https://znc.in]
twix has joined #yosys
hwpplayer1 has joined #yosys
hwpplayer1 has quit [Remote host closed the connection]
kristianpaul has quit [Ping timeout: 245 seconds]
kristianpaul has joined #yosys
FabM has joined #yosys
FabM has quit [Remote host closed the connection]
FabM has joined #yosys
bjorkintosh has quit [Remote host closed the connection]
bjorkintosh has joined #yosys
bjorkintosh has joined #yosys
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined #yosys
ZipCPU has quit [Ping timeout: 244 seconds]
ZipCPU has joined #yosys
hwpplayer1 has joined #yosys
bjorkintosh has quit [Remote host closed the connection]
bjorkintosh has joined #yosys
bjorkintosh has joined #yosys
bjorkintosh has quit [Ping timeout: 276 seconds]
xiretza[cis] has joined #yosys
<xiretza[cis]>
I need to do some clock gating crimes on iCE40, does anyone have resources on switching characteristics of LUT4s?
<xiretza[cis]>
I need to gate a nonperiodic clock input (really a counter event input) with an async gate signal, which is doable enough with discrete gates that have well-defined output transition characteristics, but I don't know how LUT4s behave.
hwpplayer1 has quit [Remote host closed the connection]
hwpplayer1 has joined #yosys
hwpplayer1 has quit [Remote host closed the connection]
hwpplayer1 has joined #yosys
<whitequark[cis]>
they're reasonably well behaved IME
<whitequark[cis]>
i think you probably want to use the MSB input with yosys since that one controls the last mux
<whitequark[cis]>
but check the specify block
hwpplayer1 has quit [Ping timeout: 244 seconds]
hwpplayer1 has joined #yosys
juri_ has quit [Ping timeout: 244 seconds]
FabM has quit [Ping timeout: 244 seconds]
hwpplayer1 has quit [Remote host closed the connection]