whitequark changed the topic of #yosys to: Yosys Open SYnthesis Suite: https://github.com/YosysHQ/yosys/ | Channel logs: https://libera.irclog.whitequark.org/yosys/ | Bridged to #yosys:matrix.org
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
AdamHorden has quit [Ping timeout: 244 seconds]
<Adrien[m]> I have already used the board ZC706 at PCIe peripheral, using the PCIe framework Riffa which provides both HW interface and software driver
<Adrien[m]> The PS part of the Zynq chip was not used in my design, not needed and was kept off. But it should be straightforward to add to the design some other HW stuff that the PS part would interact with.
<Adrien[m]> I could never understand how to setup PCIe with Vivado-provided IPs...... (full message at <https://catircservices.org/_matrix/media/v3/download/catircservices.org/YuKYVnyMbLPWItjfHpxZVfOj>)
<Adrien[m]> Hope this helps.
<Adrien[m]> We can discuss more privately if needed to reduce off-topic stuff on this channel.
<juri_> thank you!
AdamHorden has joined #yosys
SpaceCoaster has quit [Ping timeout: 260 seconds]
SpaceCoaster has joined #yosys
lexano has joined #yosys
dys has joined #yosys
xutaxkamay has quit [Quit: ZNC 1.8.2+deb3.1+deb12u1 - https://znc.in]
xutaxkamay has joined #yosys
nonchip has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
nonchip has joined #yosys