citypw has quit [Remote host closed the connection]
citypw has joined #yosys
emeb_mac has joined #yosys
pbsds has quit [Ping timeout: 252 seconds]
pbsds3 has joined #yosys
josuah has quit [Remote host closed the connection]
FabM has quit [Ping timeout: 260 seconds]
citypw has quit [Ping timeout: 260 seconds]
Guest59 has joined #yosys
<Guest59>
From the documentation, yosys is able to "Conversion of full-featured Verilog to simple Verilog". How can i do this? In particular i am interested in only unrolling generate loops.