citypw has quit [Remote host closed the connection]
citypw has joined #yosys
ec has quit [Remote host closed the connection]
ec has joined #yosys
citypw has quit [Remote host closed the connection]
<Sarayan>
zipCPU: the cycloneV ddr handling is a combination of a HMC (hard memory controller), some delay lines, dynamic termination control, pll and who knows what else. Plus code on a cpu (either hps or nios2) to calibrate the stuff. I suspect the general principles are fpga-independant, and the code half-independant too
nak has quit [Ping timeout: 246 seconds]
nak has joined #yosys
<ZipCPU>
The problem is that the "hard memory controller" is not fpga-independent. Every FPGA has their own implementation of it. That makes it hard to port something from one device to another.
<ZipCPU>
Worse, many FPGAs don't document the hard part of their memory controller.
<Sarayan>
sure, but otoh half the calibration code is probably fpga-independant
<Sarayan>
and what is needed/the concepts are similarly transverse
DiffieHellman has quit [Ping timeout: 255 seconds]