ChanServ changed the topic of #yosys to: Yosys Open SYnthesis Suite: https://github.com/YosysHQ/yosys/ | Channel logs: https://libera.irclog.whitequark.org/yosys/
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
<agg> bjonnh: yea, I have ecp5 dsp working prety well, what are you trying to do?
<bjonnh[m]1> multiplications for now
<bjonnh[m]1> learning and do simple maths for audio samples
<agg> mult's the easiest, i think yosys will even infer it from a * in verilog, but otherwise you can instantiate a MULT18X18D per the lattice docs and it just works too
<agg> well 18x18 mult is easy, 9x9 or 36x36 is a bit more of a challenge
shoragan has quit [Quit: quit]
<agg> you want lattice TN1267 for that
shoragan has joined #yosys
<agg> sorry, not sure how much about this you already know so don't want to bore you but i'm happy to chat about it in more detail or answer more questions if you like
shoragan has quit [Read error: Connection reset by peer]
shoragan has joined #yosys
<bjonnh[m]1> I know close to nothing
<bjonnh[m]1> I just started that
<bjonnh[m]1> That's pretty much where I stand
<bjonnh[m]1> I wanted to do some FM synthesis so that's pretty heavy on calculations
<bjonnh[m]1> (on multiplications)
<bjonnh[m]1> audio rate is in the 90kHz range so I suppose that's a lot of time at 25MHz to do things
bl0x has joined #yosys
bl0x_ has quit [Ping timeout: 272 seconds]
strobo has quit [Ping timeout: 260 seconds]
strobo has joined #yosys
citypw has joined #yosys
citypw has quit [Ping timeout: 255 seconds]
citypw has joined #yosys
citypw has quit [Ping timeout: 255 seconds]
citypw has joined #yosys
citypw has quit [Remote host closed the connection]
citypw has joined #yosys
josuah has quit [Quit: WeeChat 3.4.1]
citypw has quit [Ping timeout: 255 seconds]
josuah has joined #yosys
josuah has quit [Read error: Connection reset by peer]
josuah has joined #yosys
josuah has quit [Ping timeout: 252 seconds]
josuah has joined #yosys
hrberg has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
hrberg has joined #yosys
vancz_ has quit []
vancz has joined #yosys
vancz has quit [Client Quit]
vancz has joined #yosys
Raito_Bezarius has quit [Ping timeout: 268 seconds]
Raito_Bezarius has joined #yosys
<agg> bjonnh[m]1: ah cool, well i'd start by just writing out a * multiplication in verilog and check the resource usage to see if it synthesised a MULT18X18D or not, that's the easiest thing to start with and should cover most needs
<agg> ideally aim to do 18x18 wide (or less) multiplications and make sure they're synchronous (i.e. not fully combinatorial, the output is only used after a clock cycle)
lkcl has quit [Ping timeout: 260 seconds]
lkcl has joined #yosys
nonchip has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
nonchip has joined #yosys
smkz is now known as softminus