ChanServ changed the topic of #yosys to: Yosys Open SYnthesis Suite: https://github.com/YosysHQ/yosys/ | Channel logs: https://libera.irclog.whitequark.org/yosys/
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
AdamHorden has quit [Quit: Adam Horden]
AdamHorden has joined #yosys
lkcl has joined #yosys
Tokamak__ has quit [Ping timeout: 255 seconds]
Tokamak_ has joined #yosys
bl0x_ has joined #yosys
bl0x has quit [Ping timeout: 256 seconds]
strobo has quit [Ping timeout: 256 seconds]
strobo has joined #yosys
bl0x has joined #yosys
bl0x_ has quit [Ping timeout: 256 seconds]
Tokamak_ has quit [Ping timeout: 256 seconds]
Tokamak_ has joined #yosys
FabM has joined #yosys
FabM has quit [Changing host]
FabM has joined #yosys
ZipCPU has quit [Quit: ZNC 1.7.5+deb4 - https://znc.in]
ZipCPU has joined #yosys
bl0x has quit [Ping timeout: 260 seconds]
bl0x has joined #yosys
citypw has joined #yosys
citypw has quit [Ping timeout: 255 seconds]
dormito has joined #yosys
<dormito> re: nextpnr-nexus and prjoxide: does nextpnr make use of the the prjoxid binaries, or just the database files?
<gatecat> the prjoxide binary is needed at build time only
<gatecat> however, if you want to get a design onto a chip, you'll also need it as a separate step (i.e. not called or linked into nextpnr) to convert the fasm that nextpnr produces into a binary bitstream
<dormito> nextpntr (|& prjoxid) build time right?
<gatecat> the prjoxide binary is needed at nextpnr build time
<gatecat> to build the database for nextpnr
<dormito> hmmm. ok thanks.
<dormito> btw: gatecat you the original author of prjoxide right? do you know if anyone is interested in supported for avant-e (obviously when the hw is available. the dev board is still "contact sales", lol)?
<gatecat> maybe...
<gatecat> from an initial look over the last few days it would require a certain amount of changes throughout (some bitstream changes, more config in "register space" than "bitstream space", slice structure changes etc) that have to be balanced against how interesting the chips actually are against e.g. just putting effort into xilinx or intel
<gatecat> I don't expect these parts to be cheap
<dormito> completely guessing from the CertusPro-NX versa board, and the relative price/complexity. My (very limted exp) guess would be 1-2K for the eval board on their site. which is rather pricy for a lattice dev board.
<gatecat> agreed, unfortunately
<gatecat> and probably $1k ish for the 500k chip in single qty too tbh
indy has quit [Ping timeout: 256 seconds]
<bjonnh[m]> Did anybody manage to get the DSP working on an ECP5?
ec has joined #yosys
ec_ has quit [Ping timeout: 255 seconds]
ec has quit [Ping timeout: 255 seconds]
ec has joined #yosys
FabM has quit [Ping timeout: 260 seconds]
ec has quit [Ping timeout: 255 seconds]
ec has joined #yosys
nonchip has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
nonchip has joined #yosys
strobo has quit [Quit: leaving]