skipwich has quit [Read error: Connection reset by peer]
skipwich has joined #yosys
pbsds has quit [Ping timeout: 268 seconds]
pbsds has joined #yosys
pbsds has quit [Ping timeout: 252 seconds]
skipwich has quit [Quit: DISCONNECT]
skipwich has joined #yosys
skipwich has quit [Read error: Connection reset by peer]
skipwich has joined #yosys
pbsds has joined #yosys
pbsds has quit [Ping timeout: 245 seconds]
kristianpaul has joined #yosys
pbsds has joined #yosys
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined #yosys
pbsds has quit [Ping timeout: 268 seconds]
pbsds has joined #yosys
vidbina has joined #yosys
vidbina has quit [Ping timeout: 240 seconds]
vidbina has joined #yosys
vidbina has quit [Quit: vidbina]
GenTooMan has quit [Ping timeout: 244 seconds]
GenTooMan has joined #yosys
radens` has joined #yosys
<radens`>
Hello! I'm trying to learn verilog and wanted to generate something like a circuit diagram to make sure I'm understanding everything. I did a ripple carry adder tutorial on eda and then I read that I could use a command like `yosys ./rcc.v -p 'show -prefix rcc -colors 2 -width -format dot'` to generate a diagram, but I don't see the outputs of