01:16
Degi_ has joined #scopehal
01:17
Degi has quit [Ping timeout: 260 seconds]
01:17
Degi_ is now known as Degi
05:02
<
_whitenotifier >
[scopehal] azonenberg 99aa702 - MockOscilloscope: removed dead code
05:02
<
_whitenotifier >
[scopehal] azonenberg 0868dee - Initial work on VCDImportFilter. See #544.
05:02
<
_whitenotifier >
[scopehal] azonenberg 4907726 - RGMII: fixed unit conversion bug
05:03
<
_whitenotifier >
[scopehal-apps] azonenberg 9ba0582 - Use VCD import filter rather than legacy VCD code
05:58
<
_whitenotifier >
[scopehal] azonenberg cc3b1fd - Removed width attribute from channels as almost nothing cared about it or set it to anything other than 1
05:59
<
_whitenotifier >
[scopehal-docs] azonenberg d4f8a6c - Added skeleton doc pages for VCD and CSV import filters
05:59
<
_whitenotifier >
[scopehal-apps] azonenberg 5c7051a - Updated submodules
07:14
massi has joined #scopehal
07:14
<
azonenberg >
ok so that's the first refactoring done: digital bus is a separate channel type and there is no longer a width property on a channel
07:15
<
azonenberg >
(the handling of buses needs to be improved in general)
07:16
<
azonenberg >
Now I can finish the VCD import refactoring, then I will probably write a VCD exporter
07:17
<
azonenberg >
And then I can work on the channel type moving
07:17
<
azonenberg >
Which will allow the CSV importer to support mixed analog and digital channels in the same CSV
07:29
<
_whitenotifier >
[scopehal] azonenberg 57e103b - Finished initial implementation of VCD import filter. See #544.
07:29
<
_whitenotifier >
[scopehal-apps] azonenberg 339079d - Updated VCD import
07:42
bvernoux has joined #scopehal
08:23
massi_ has joined #scopehal
08:27
massi has quit [Ping timeout: 272 seconds]
09:31
massi_ has quit [Remote host closed the connection]
13:12
<
GyrosGeier >
17:51 < azonenberg> Can you PM me an email address so i can put you two in touch to discuss them becoming a maintainer for the package?
13:12
<
GyrosGeier >
sjr@debian.org
13:45
<
azonenberg >
GyrosGeier: sent
14:02
<
azonenberg >
Woo PRBS generator (and some cables I ordered to use with it) is out for delivery
14:02
<
azonenberg >
So i should be able to assemble and play with it tonight
15:53
<
miek >
does anyone know of an open source TDR/TDT demo board out there?
15:59
<
XMPPwocky >
as in just an AWG or something glued to an ADC? or do you want something w the actual algorithms
16:02
<
miek >
oh, no, i meant as a demo target - a board that has a few different traces with features to measure, like steps in impedance
16:17
<
Degi >
I think there is one for testing DUTs and the impedance of the substrate
16:20
<
Degi >
Though for that price at least ISIG coating would be nice
16:42
<
bvernoux >
miek I have released a similar board if you are interested
16:43
<
bvernoux >
miek, except it will requires some modification to do TDR/TDT stuff
16:44
<
bvernoux >
It is a TRL board today
16:44
<
bvernoux >
What is expensive is the connectors and it is a key factor for TDR/TDT too
16:45
<
bvernoux >
What is missing is differential traces
16:46
<
bvernoux >
To do something similar to what Agilent sell for 1327USD
16:46
<
bvernoux >
The most expensive are connectors but at end you will have a board for 1/10 the price so about 130USD
17:13
<
azonenberg >
miek: i have some connector test boards
17:14
<
azonenberg >
but i would like to build one that has some various test subjects like diff pairs, mismatched lines, stubs, etc
17:14
<
azonenberg >
It would probably be $200+ to do right because i'd be using high end broadband connectors like the Rosenberger 32K243-40ML5
17:14
<
azonenberg >
and those are close to $10 each
17:18
<
azonenberg >
So you're looking at $20 per single ended or $40 per differential test subject
17:18
<
azonenberg >
plus board cost
17:19
<
azonenberg >
i would love to design one and open source both the PCB layout and EM simulation results from the board
21:17
bvernoux has quit [Quit: Leaving]