whitequark[cis] changed the topic of #prjunnamed to: FPGA toolchain project · rule #0 of prjunnamed: no one should ever burn out building software · https://prjunnamed.org · https://github.com/prjunnamed/prjunnamed · logs: https://libera.irclog.whitequark.org/prjunnamed
jn has quit [Ping timeout: 252 seconds]
jn has joined #prjunnamed
<povikMartinPovie> Catherine: should I go ahead and start making the Name/Debug change? I'm thinking they would drop the name parameter but gain an msb:lsb range parameter instead, so the identifier comes from metadata and the range on it comes from the parameter
<povikMartinPovie> this is compatible with splitting the Debug cell when a part of the signal disappears; and also could support upto and non-zero-based indexing of vectors coming from Verilog
<whitequark[cis]> i just got out of a hospital
<whitequark[cis]> give me a week or smth
<mupuf> whitequark[cis]: I hope it wasn't something too major. In any case, good luck with the recovery!
<whitequark[cis]> oh, it was just someone lying about me. I don't have any actual health issues but I do have a pretty traumatic experience
<mupuf> :o
mei[m] has quit [Quit: Idle timeout reached: 172800s]
DemiMarieObenour has quit [Quit: Idle timeout reached: 172800s]
Wanda[cis] has quit [Quit: Idle timeout reached: 172800s]
DemiMarieObenour has joined #prjunnamed
<DemiMarieObenour> Sorry about that Catherine.