NishanthMenon changed the topic of #openocd to: this is the place to discuss all things OpenOCD | Logs: https://libera.irclog.whitequark.org/openocd/
zjason` is now known as zjason
Hawk777 has joined #openocd
crabbedhaloablut has quit [Remote host closed the connection]
crabbedhaloablut has joined #openocd
tsal has quit [Ping timeout: 256 seconds]
tsal has joined #openocd
v0|d has quit [Ping timeout: 256 seconds]
Bertl_oO is now known as Bertl_zZ
v0|d has joined #openocd
tsal has quit [*.net *.split]
Hawk777 has quit [*.net *.split]
renrelkha has quit [*.net *.split]
jybz has quit [*.net *.split]
xantoz has quit [*.net *.split]
jancoow has quit [*.net *.split]
devanagram has quit [*.net *.split]
Steffanx- has quit [*.net *.split]
c4017 has quit [*.net *.split]
JakeSays has quit [*.net *.split]
tuxd3v has quit [*.net *.split]
sud has quit [*.net *.split]
diddly has quit [*.net *.split]
urja has quit [*.net *.split]
veverak has quit [*.net *.split]
rkta has quit [*.net *.split]
dreamcat4 has quit [*.net *.split]
PaulFertser has quit [*.net *.split]
bacam has quit [*.net *.split]
abg has quit [*.net *.split]
key2 has quit [*.net *.split]
Fleck has quit [*.net *.split]
cyrozap has quit [*.net *.split]
f00b4r has quit [*.net *.split]
jancoow has joined #openocd
c4017 has joined #openocd
rkta has joined #openocd
tuxd3v has joined #openocd
xantoz has joined #openocd
jybz has joined #openocd
dreamcat4 has joined #openocd
renrelkha has joined #openocd
diddly has joined #openocd
sud has joined #openocd
tsal has joined #openocd
PaulFertser has joined #openocd
Hawk777 has joined #openocd
key2 has joined #openocd
abg has joined #openocd
bacam has joined #openocd
JakeSays has joined #openocd
cyrozap has joined #openocd
Fleck has joined #openocd
devanagram has joined #openocd
Steffanx- has joined #openocd
urja has joined #openocd
f00b4r has joined #openocd
veverak has joined #openocd
wolfshappen has quit [Max SendQ exceeded]
wolfshappen has joined #openocd
v0|d has quit [Ping timeout: 245 seconds]
bq has quit [*.net *.split]
In0perable has quit [*.net *.split]
Steffanx has quit [*.net *.split]
karlp has quit [*.net *.split]
cp- has quit [*.net *.split]
nikomo has quit [*.net *.split]
zmatt has quit [*.net *.split]
klys_ has quit [*.net *.split]
nikomo has joined #openocd
zmatt has joined #openocd
klys has joined #openocd
cp- has joined #openocd
Steffanx has joined #openocd
karlp has joined #openocd
bq has joined #openocd
Inoperable has joined #openocd
_whitelogger has joined #openocd
nerozero has joined #openocd
v0|d has joined #openocd
Haohmaru has joined #openocd
Hawk777 has quit [Quit: Leaving.]
sbach has quit [Read error: Connection reset by peer]
sbach has joined #openocd
pdgendt has joined #openocd
<pdgendt> Hi again, if in a jtag daisy chain, I have 2 controllers each with a separate RESET pin, a have to use the TRST strategy, right?
<PaulFertser> pdgendt: hi
<PaulFertser> pdgendt: all trst pins should always be tied together if you want to use them at all, and that's unrelated to reset.
<PaulFertser> pdgendt: TRST is only to reset the _jtag state machine_, it should do exactly the same as the corresponding TMS+TCK sequence to go to the reset FSM state.
<pdgendt> ok, so if I don't specify SRST and TRST it should handle resets with TMS+TCK sequence
<pdgendt> My actual issue is that I am unable to write/erase in a daisy chain, reading seems to work. The polling for erase/write complete mask never succeeds
<pdgendt> It does work with the single controller setup
<PaulFertser> pdgendt: it should handle state machine resets (unrelated to SoC resets) with that sequence, yes (TLR: Test Logic Reset)
Bertl_zZ is now known as Bertl
<pdgendt> PaulFertser: I can confirm from the logs that the TAP reset is used, but I do have an infinite loop after trying to call "avrf mass_erase" logs pasted @ https://pastebin.com/zYpNSaer
<pdgendt> I've created a log lvl 4 too: https://pastebin.com/EZ5PcDGB
crabbedhaloablut has quit [Remote host closed the connection]
crabbedhaloablut has joined #openocd
michalkotyla has joined #openocd
<pdgendt> PaulFertser: sorry to bother you, but any ideas on how I can debug the chip erase polling issue never succeeding?
<PaulFertser> pdgendt: tbh, no idea really. Have you tried to ignore polling failure and just continue?
<PaulFertser> pdgendt: I'd also check what the atmega manual has to say about that specific value you get from polling.
<PaulFertser> Probably the device is locked and requires some special chip erase.
<pdgendt> PaulFertser: hmn, I'll try to dig deeper.. I've actually ported a bitbang jtag interface into barebox for the same device, which works without issues and I don't see any differences AFAIK.
<pdgendt> I always start with a JTAG reset all states (pulse TMS high 5 times), but I assume openocd driver does the same before enabling programming mode
<PaulFertser> pdgendt: yes, it should, and you can see TLR in the verbose log.
<PaulFertser> pdgendt: "JTAG reset with TLR instead of TRST"
<PaulFertser> "JTAG TLR RESET to RESET"
<pdgendt> can I do a manual IDCODE instruction to verify both controllers, so that the other is in bypass?
<pdgendt> how should the openocd target order be if my HW is: OPENOCD (TDO) -> (TDI) atmega1284p (TDO) -> (TDI) atmega128 (TDO) -> (TDI) OPENOCD
<PaulFertser> pdgendt: you can do manual "irscan" and "drscan" commands from telnet, they always put the other device in bypass.
<PaulFertser> Can't remember but the documentation has a note about chain order.
<pdgendt> I can the FAQ for JTAG TAP Order is confusing imho :)
<pdgendt> -I can
<PaulFertser> :)
renrelkha has quit [Ping timeout: 252 seconds]
renrelkha has joined #openocd
<pdgendt> PaulFertser: I've managed to perform a chip erase using irscan/drscan commands, to it might be a timing issue?
<pdgendt> as I type slow compared to running code :)
<PaulFertser> pdgendt: might be. The code in src/flash/nor/avrf.c is quite minimal, you should be able to instrument it and compare the results.
<PaulFertser> Not many people were using openocd for avr and even fewer had several of them in a chain.
<karlp> I'm really curious what the hardware is? if you can say?
<pdgendt> nothing special, we have atmega128 and atmega1284p connected to omap4430, all pretty old socs, the atmegas are dedicated peripheral controllers
<bencoh> (now I'm wondering why you have an omap4430 in that design)
<pdgendt> again, old board, the omap is running linux (and openocd)
Hawk777 has joined #openocd
<karlp> still interesting design putting two _different_ avr's on jtag like that :)
<karlp> 1284 was pretty expensive too.
<Haohmaru> it has "a lot" of RAM
<Haohmaru> iirc 16K
<karlp> I'm going out on a limb and assuming these handle different "domains" and someone connected them together by saying " give me a jtag connection, you can each have your own cpu for your firmware team"
<karlp> mostly just "more IOs" wasn't it? you got like, _two_ hard uarts, instead of 1 and shit.
<Haohmaru> isn't it just 40 pins?
<pdgendt> the reason for the different controllers was mostly due to certification
<Haohmaru> i have that atmega in my drum machine, DIP variant
<karlp> pdgendt: heh, the more you answer the more I think I don't actually want to know :)
<Haohmaru> aww
<pdgendt> karlp: yeah, I tend to agree :) the upside, we're updating devices in the field to get rid of old code/stacks, that's why I want to get openocd to work :)
<Haohmaru> is it like "if you don't blink your LED with an fpga, i don't wanna know"
<karlp> does certifcation know you're reaching in and touching them all together? ;)
<pdgendt> sure 8-)
indy has quit [Read error: Connection reset by peer]
indy has joined #openocd
Haohmaru has quit []
nerozero has quit [Ping timeout: 240 seconds]
Bertl is now known as Bertl_oO
pdgendt has quit [Quit: Lost terminal]
funnyJokeClown has joined #openocd
v0|d has quit [Ping timeout: 240 seconds]
funnyJokeClown has quit [Quit: buzzed off]
NishanthMenon has quit [Ping timeout: 245 seconds]
NishanthMenon has joined #openocd