<pftbest>
Hello. I'm trying to get liteeth running on my versal board. I started with liteeth/phy/usrgmii.py but it turns out versal doesn't have IDELAYE3, only IDELAYE5.
<pftbest>
As I understand I will need to dynamically load the delay into i_CNTVALUEIN instead of specifying it as a constant, but also the delay itself probably needs to be calculated differently
<pftbest>
Does anyone has experience with IDELAYE5?
RaYmAn has quit [Ping timeout: 252 seconds]
RaYmAn has joined #litex
yongxiang has quit [Excess Flood]
yongxiang has joined #litex
CarlFK1 has quit [Ping timeout: 252 seconds]
CarlFK1 has joined #litex
sakman has quit [Read error: Connection reset by peer]
sakman has joined #litex
<pftbest>
Ok, figured it out. Turns out a single instance of IDELAYE5 can only do 1.8ns of delay. So to get 2.0ns you need to cascade a pair of IDELAYE5 + ODELAYE5 to get up to 3.6ns
<pftbest>
Also, you don't really need to do dynamic loading, it seems to work fine even if you tie off i_LOAD=1 and put your constant in i_CNTVALUEIN, not sure if it's ok to do this, but works for me