azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
hackkitten has quit [Ping timeout: 268 seconds]
hackkitten has joined ##openfpga
kristianpaul has joined ##openfpga
hackkitten has quit [Ping timeout: 268 seconds]
jn has quit [Ping timeout: 272 seconds]
jn has joined ##openfpga
hackkitten has joined ##openfpga
Degi has quit [Ping timeout: 272 seconds]
Degi has joined ##openfpga
hackkitten has quit [Ping timeout: 264 seconds]
hackkitten has joined ##openfpga
kristianpaul has quit [Ping timeout: 252 seconds]
kristianpaul has joined ##openfpga
sgstair has quit [Read error: Connection reset by peer]
sgstair has joined ##openfpga
fibmod has quit [Ping timeout: 252 seconds]
peeps[zen] has quit [Remote host closed the connection]
peeps[zen] has joined ##openfpga
<pie_>
how does babby into clock domain crossing?
<tpw_rules>
a competently designed FIFO
<mewt>
are the sunburst papers on it still good enough?
<tpw_rules>
probably, but i more meant a vendor or library primitive
<tpw_rules>
amaranth's has not wronged me before
<pie_>
Im "using" clash (the haskell thing) so i dunno if i can get something off the shelf, but there are some tips in the docs and i think they might be saying to use a vendor supplied library
<pie_>
this is just a preliminary question for now though