azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
russ has quit [Ping timeout: 252 seconds]
russ has joined ##openfpga
peepsalot has quit [Remote host closed the connection]
peepsalot has joined ##openfpga
<Hammdist> ah, OUTFF seems supported in yosys+nextpnr after all, I was looking in the wrong place for a definition (tried cells_io but it's actually in cells_ff): https://github.com/YosysHQ/yosys/blob/30b795601c514cad22952a199d4cae2c735be595/techlibs/ecp5/cells_ff.vh#L25
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 256 seconds]
Degi_ is now known as Degi
emeb_mac has quit [Quit: Leaving.]
schaeg has joined ##openfpga
schaeg has quit [Remote host closed the connection]
schaeg has joined ##openfpga
emeb_mac has joined ##openfpga
schaeg has quit [Ping timeout: 256 seconds]
schaeg has joined ##openfpga
schaeg has quit [Remote host closed the connection]
schaeg has joined ##openfpga
schaeg has quit [Ping timeout: 260 seconds]
schaeg has joined ##openfpga
schaeg has quit [Ping timeout: 246 seconds]
Maylay has quit [Ping timeout: 268 seconds]
Maylay has joined ##openfpga
Maylay has quit [Ping timeout: 246 seconds]
Maylay has joined ##openfpga
Maylay has quit [Ping timeout: 252 seconds]
Stary has quit [Ping timeout: 260 seconds]
Stary has joined ##openfpga
Maylay has joined ##openfpga