azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Hammdist has joined ##openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 246 seconds]
Degi_ is now known as Degi
Hammdist has quit [Quit: Client closed]
Hammdist has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
Hammdist has quit [Quit: Client closed]
agg has quit [Remote host closed the connection]
agg has joined ##openfpga
pbsds has quit [Quit: The Lounge - https://thelounge.chat]
pbsds has joined ##openfpga
markov_twain has joined ##openfpga
emeb_mac has joined ##openfpga
schaeg has joined ##openfpga
Hammdist has joined ##openfpga
schaeg has quit [Ping timeout: 240 seconds]
mewt has quit [Read error: Connection reset by peer]
mewt has joined ##openfpga
Hammdist has quit [Quit: Client closed]
Hammdist has joined ##openfpga
<Hammdist> given OUTFF seems unsupported by yosys+nextpnr on ecp5, is it an OK workaround to use an ODDR and feed the same value to both clock edge inputs of the ODDR? would that give equivalent determinism to using OUTFF?
Hammdist has quit [Quit: Client closed]
Hammdist has joined ##openfpga
Hammdist has quit [Quit: Client closed]
Hammdist has joined ##openfpga
balrog has quit [Quit: Bye]
balrog has joined ##openfpga
pie__ has quit []
pie_ has joined ##openfpga