azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
lofty has quit [Ping timeout: 252 seconds]
lofty has joined ##openfpga
jn has quit [Ping timeout: 260 seconds]
jn has joined ##openfpga
jn has joined ##openfpga
Degi has quit [Ping timeout: 268 seconds]
Degi has joined ##openfpga
peepsalot has quit [Read error: Connection reset by peer]
peepsalot has joined ##openfpga
indefini[m] has quit [Remote host closed the connection]
jevinskie[m] has quit [Write error: Broken pipe]
cesar1 has quit [Remote host closed the connection]
whitequark has quit [Remote host closed the connection]
jevinskie[m] has joined ##openfpga
indefini[m] has joined ##openfpga
cesar has joined ##openfpga
whitequark has joined ##openfpga
indy has quit [Ping timeout: 252 seconds]
Raito_Bezarius has quit [Ping timeout: 250 seconds]
indy has joined ##openfpga
Raito_Bezarius has joined ##openfpga
Raito_Bezarius has quit [Max SendQ exceeded]
indy has quit [Ping timeout: 246 seconds]
indy has joined ##openfpga
Raito_Bezarius has joined ##openfpga
Raito_Bezarius has quit [Max SendQ exceeded]
indy has quit [Ping timeout: 264 seconds]
indy has joined ##openfpga
Raito_Bezarius has joined ##openfpga
GenTooMan has quit [Ping timeout: 246 seconds]
GenTooMan has joined ##openfpga
Finde has quit [Read error: Connection reset by peer]