azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Maylay has quit [Ping timeout: 265 seconds]
Maylay has joined ##openfpga
Maylay has quit [Ping timeout: 260 seconds]
Maylay has joined ##openfpga
Maylay has quit [Ping timeout: 265 seconds]
Maylay has joined ##openfpga
Maylay has quit [Ping timeout: 252 seconds]
Maylay has joined ##openfpga
Degi has quit [Ping timeout: 246 seconds]
Degi has joined ##openfpga
pbsds has quit [Ping timeout: 252 seconds]
pbsds has joined ##openfpga
pbsds has quit [Ping timeout: 268 seconds]
sgstair_ has joined ##openfpga
sgstair has quit [Read error: Connection reset by peer]
<tnt> mewt: DEVICE is usually set in the project Makefile
<tnt> mewt: in some projects that have different target FPGA I actually set that from a comment line in the PCF so that different BOARD can have different FPGA/packages.
<mewt> gotcha
<mewt> thank you
<mewt> guess I wasn't looking at the right example; that makes much more sense
<tnt> mewt: which one were you looking at ?
<tnt> mewt: Ah well, this is not a project, this is a core
<mewt> right, sorry about that
<tnt> See in the example above there is "PROJ_DEPS := no2usb no2misc no2ice40" so that it imports those cores and auto-adds the files / dependencies to the current project.
<tnt> No worries, this stuff isn't really documented ...
_franck_ has quit [Ping timeout: 252 seconds]
_franck_4 has joined ##openfpga
Maylay has quit [Ping timeout: 265 seconds]
Maylay has joined ##openfpga
sgstair_ is now known as sgstair
specing has quit [Ping timeout: 268 seconds]
specing has joined ##openfpga
nelgau_ has quit [Remote host closed the connection]
nelgau has joined ##openfpga