azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
<vup>
whitequark: braincode: well thank you for inspiring me to look into xc95dddXL again, I think I can now fuzz most of the switch matrix (and found some handy data files that one could use to fill in the rest)
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 260 seconds]
Degi_ is now known as Degi
specing has quit [Ping timeout: 260 seconds]
specing has joined ##openfpga
egg|cell|egg has quit [Ping timeout: 265 seconds]
egg|cell|egg has joined ##openfpga
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined ##openfpga
srk has quit [Ping timeout: 260 seconds]
_franck_ has quit [Remote host closed the connection]
srk has joined ##openfpga
_franck_ has joined ##openfpga
thaytan has quit [Ping timeout: 260 seconds]
thaytan has joined ##openfpga
braincode has joined ##openfpga
<whitequark>
vup: oh neat!!
<braincode>
Cool! And thanks for the help on #glasgow, btw :)
braincode has quit [Quit: Leaving.]
balrog has quit [Quit: Bye]
balrog has joined ##openfpga
egg|cell|egg has quit [Read error: Connection reset by peer]
egg|cell|egg has joined ##openfpga
egg|cell|egg has quit [Ping timeout: 265 seconds]
specing has quit [Ping timeout: 260 seconds]
specing has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 260 seconds]
X-Scale` is now known as X-Scale
<vup>
so its a good sign if cpldfit segfaults on my fuzzer input right?
sgstair has quit [Read error: Connection reset by peer]
<lambda>
vup: you successfully broke it, I guess that's good? :p
<whitequark>
that's called tuesday
<whitequark>
you gotta debug it and then add a workaround :p