so-offish has quit [Read error: Connection reset by peer]
Guest93 has joined #yosys
lexano has quit [Ping timeout: 272 seconds]
emeb_mac has quit [Quit: Leaving.]
Guest93 has quit [Quit: Client closed]
tokamak- has quit [Quit: ZNC 1.8.2+deb2build5 - https://znc.in]
tokamak has joined #yosys
tokamak has quit [Quit: ZNC 1.8.2+deb2build5 - https://znc.in]
tokamak has joined #yosys
krispaul has joined #yosys
kristianpaul has quit [Ping timeout: 272 seconds]
cr1901_ has joined #yosys
tlwoerner has quit [Ping timeout: 268 seconds]
cr1901 has quit [Ping timeout: 260 seconds]
tlwoerner has joined #yosys
tmiw_ is now known as tmiw
<Zevv>
I find that ordering of code sometimes has quite some impact on synthesis area, although the behavior of the code should be the same. Compare https://zevv.nl/div/1.txt and https://zevv.nl/div/2.txt
<Zevv>
If I switch around the two `case` blocks, I end up with 32 more LC's on my ice40
<Zevv>
am I missing something essential here?
<tnt>
well yeah ... in 1.txt the `addr` will always be 0.