<whitequark>
I'm not sure if you can do post-synthesis Xilinx simulation with CXXRTL
Guest65 has joined #yosys
<Guest65>
Hola folks
<Guest65>
I was looking into variable RISCV_FORMAL
<Guest65>
in picorv32.
<Guest65>
What does it do? If I want to instantiate picorv for using it with Native Memory Interface, do I have to instantiate pcpi, lookahead, vars?
Guest65 has quit [Quit: Client closed]
Guest65 has joined #yosys
singham has joined #yosys
Guest65 has left #yosys [#yosys]
<singham>
RISCV_FORMAL question still remains. I'm on pc now
<singham>
Kindly let me know how to instantiate picorv32 for native memory interface. In case RISCV_FORMAL is an optional variable, please let me know that too
shoragan has quit [Read error: Connection reset by peer]
shoragan has joined #yosys
<tnt>
RISCV_FORMAL is used only for formal verification testing, you don't have to worry about it.
<singham>
So how do I instantiate it? Will just the variables of native memory work?
<foxfromabyss>
Sorry, i think i wasn't precise enough. with `synth_xilinx -flatten` I get "External blackbox cell `IBUF' is not marked as a CXXRTL blackbox." but I am not sure why it's external. Removing `synth_xilinx -flatten` yields "ERROR: Unknown cell `BUFGCE'". Sorry for the confusion and poor wording. I feel like i am holding it wrong but i can't figure
<foxfromabyss>
out what exactly I am doing wrong : /
<foxfromabyss>
scratch that, i think i figured it out. Thanks!