thinkfat has quit [Quit: Konversation terminated!]
akaWolf has joined #openocd
kitzman has left #openocd [C-x k]
emeb has joined #openocd
nerozero has quit [Ping timeout: 260 seconds]
tarekb has joined #openocd
nohit has quit [Ping timeout: 256 seconds]
nohit has joined #openocd
danergo has joined #openocd
<danergo>
PaulFertser: thanks a lot for your explanation of "trst" few days ago (I was out of office)
<PaulFertser>
danergo: did it help? :)
<danergo>
I'm going to test it right now, it seems it could flash my CC2652R, but I have to test it, if the firmware is really working :)
<danergo>
Anyway, you (I believe it was you) mentioned that some series resistor might be needed to keep the flashing solid and stable
<PaulFertser>
danergo: yes, because depending on different variables you might need to terminate the lines one way or the other for signal integrity.
<danergo>
What is the best approach to detect where shall I use resistors?
<danergo>
I'll desing my own PCB with this CC2652, and I'd like to use OpenOCD for initial flashing, therefore I'll have to "prethink" on designing these lines carefully, to let them working.
<PaulFertser>
danergo: the best approach is to use a suitable oscilloscope as close to the target SoC pins as possible to measure the "ringing"
danergo has quit [Quit: Client closed]
<PaulFertser>
danergo: on your own PCB you can just put resistor footprints on every signal line and then you'll populate 0R if more is not needed.
danergo has joined #openocd
<PaulFertser>
danergo: on your own PCB you can just put resistor footprints on every signal line and then you'll populate 0R if more is not needed.
<PaulFertser>
danergo: the best approach is to use a suitable oscilloscope as close to the target SoC pins as possible to measure the "ringing"
<danergo>
PaulFertser: thanks, that's a great idea
<danergo>
only serial resistors might be needed, and not something like cap to GND, right?
<PaulFertser>
Sometimes even obvious suggestion can be considered a great idea :D
<danergo>
yes, especially when it's getting late :D
<PaulFertser>
danergo: I'm not an EE but my impression is that for SWD or JTAG no caps are needed.
<danergo>
perfect, thank you!
<PaulFertser>
Best of luck with your project :)
sbach has quit [Read error: Connection reset by peer]