jstein has quit [Ping timeout: 252 seconds]
redstarcomrade has joined #glasgow
redstarcomrade has quit [Changing host]
redstarcomrade has joined #glasgow
Foxyloxy has quit [*.net *.split]
Artea has quit [*.net *.split]
Lord_Nightmare has quit [*.net *.split]
anuejn has quit [*.net *.split]
Lord_Nightmare has joined #glasgow
anuejn has joined #glasgow
Foxyloxy has joined #glasgow
Artea has joined #glasgow
redstarcomrade has quit [Read error: Connection reset by peer]
jstein has joined #glasgow
jstein has quit [Remote host closed the connection]
MyNetAz has quit [Read error: Connection reset by peer]
MyNetAz has joined #glasgow
redstarcomrade has joined #glasgow
redstarcomrade has quit [Read error: Connection reset by peer]
<
coderobe>
successfully flashed a pinetime withe the glasgow swd applet, huge props to all contributors - great device
<
whitequark[cis]>
nice!
<
coderobe>
vio is protected from accidentally backfeeding power into the glasgow yeah?
<
whitequark[cis]>
sort of. the main problem is that during FPGA reconfiguration, all outputs strongly drive high
<
whitequark[cis]>
we fixed this by disabling VIO but if you backpower it you may fry the device
<
whitequark[cis]>
s/device/DUT/
<
whitequark[cis]>
s/outputs/I/Os/
<
coderobe>
is that only relevant during configuration?
<
whitequark[cis]>
yes, but if you change settings the device will be reconfigured with no warning