azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 256 seconds]
Degi_ is now known as Degi
Degi has quit [Quit: ZNC 1.7.5+deb4 - https://znc.in]
Degi has joined ##openfpga
so-offish has quit [Ping timeout: 240 seconds]
krispaul has joined ##openfpga
kristianpaul has quit [Ping timeout: 240 seconds]
<schaeg> Is my impression that VHDL-A is pretty dead and not supported by open source software correct?
<Flea86> I use VHDL, and I've never even heard of VHDL-A until now :D
<schaeg> This paper keeps popping up for me from time to time https://ieeexplore.ieee.org/abstract/document/404586 . VHDL-A also goes by VHDL-AMS. I think they last touched it in 2017. https://ieeexplore.ieee.org/document/8267464
<gurki> it never really took off
<gurki> verilog-a is quite common though
<gurki> not neccesarily for foss tooling which still really struggles with it, but its heavily used in the commercial stuff
<gurki> if you want a glance at "which language is being used" foss might not be the best metric for eda things
<schaeg> Thank you for your input. I basically wanna get a feel for whether we should take VHDL-A as input language or go more of a mnigen route and make our own HDL.
<gurki> what dont you like about veriloga?
<gurki> also be carefull with hdl and vhdl-a and verilog-a, neither are typically synthesizable
<gurki> its a bit of a hack, really.
<gurki> i personally would probably use spice combined with spice or verilog-a subcircuits
<gurki> you could go mixed signal, embedding spice in plain verilog but i dont ssssssssssssssssssenefit
<gurki> see much benefit. wtf keyboard sorry.
<schaeg> I don't like verilog. (personal preference). The target audience are scientist/engineers who want to run programs which involve solving differential equations which get mapped to a configuration of switch matrices of other things where then electrons solve a similarish ODE on the analog computer.
<gurki> youre not gonna have fun with anything mixed signal in vhdl im afraid. the strong-typedness really bits you in the a**
<gurki> bites*
<gurki> the latter is why i actually prefer it for digital, but ive moved over to the verilog team since i do a lot of mixed signal design
<schaeg> We do not having any user programmeable digital logic though. Just a user programmable micro controller. So we would synthesize a VHDL-A/Verilog-A/OurOwnHDL program to run strictly in the analog domain.
<gurki> is this really plain opamp or do you use stuff like memristors?
<gurki> there are quite a bunch of synthesis efforts for the latter going on
<schaeg> Plain Opamp.
<gurki> which process if i may ask?
<gurki> node*
<schaeg> Or that is all we publically talked about atleast.
<schaeg> You may ask, but i am not sure i can answer.
* schaeg checks. No can't answer.
<gurki> wouldve given me a pretty good idea where youre headed, but i will obv accept if you arent allowed to share details :)
<schaeg> Maybe the job listings give you an idea https://anabrid.com/jobs/
<schaeg> https://anabrid.com/articles-books/ might also give some ideas.
<schaeg> I am not completly happy with that paper https://arxiv.org/pdf/2102.07268.pdf but here a quote:
<schaeg> > The modern analog computer Analog Paradigm Model-1, uses integrated circuit technol- ogy which is comparable to the 1970s digital integration level. Nevertheless it achieves competitive results in com- putational power and energy consumption compared to a mature cutting-edge digital processor architecture which has been developed by one of the largest companies in the world. We also computed a problem-dependent effective FLOP/sec
<schaeg> value for the analog computer. For the key performance measure for energy-efficient computing, namely FLOP-per- Joule, the analog computer again obtains remarkable result
<gurki> i dont have time to read a full paper right now, but ill have a glance at it later
<schaeg> So it would be safe to assume our next gen product is better 1970s level of digital integration.
<schaeg> I don't think you get much more out of it then this for your process node question.
<Flea86> schaeg: I once read somewhere that analog computation was not yet obsolete and that the last chapter had yet to be written.
so-offish has joined ##openfpga
so-offishul has joined ##openfpga
so-offish has quit [Ping timeout: 240 seconds]
schaeg has quit [Ping timeout: 240 seconds]
krispaul has quit [Quit: WeeChat 2.3]
kristianpaul has joined ##openfpga
schaeg has joined ##openfpga
schaeg has quit [Remote host closed the connection]
schaeg has joined ##openfpga
renze_ has joined ##openfpga
renze has quit [Ping timeout: 265 seconds]
so-offishul has quit [Quit: Leaving]
so-offish has joined ##openfpga
renze_ has quit [Ping timeout: 240 seconds]
pbsds has quit [Ping timeout: 240 seconds]
pbsds has joined ##openfpga
renze has joined ##openfpga