azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Ekho has quit [Quit: CORE ERROR, SYSTEM HALTED.]
GenTooMan has quit [Ping timeout: 240 seconds]
GenTooMan has joined ##openfpga
Ekho has joined ##openfpga
Ekho has quit [Quit: CORE ERROR, SYSTEM HALTED.]
Ekho has joined ##openfpga
Ekho has quit [Quit: CORE ERROR, SYSTEM HALTED.]
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 246 seconds]
Degi_ is now known as Degi
Ekho has joined ##openfpga
somlo_ has joined ##openfpga
somlo has quit [Read error: Connection reset by peer]
hackkitten has quit [Server closed connection]
hackkitten has joined ##openfpga
sorear has quit [Server closed connection]
sorear has joined ##openfpga
somlo_ is now known as somlo
renze has quit [Server closed connection]
renze has joined ##openfpga
Maylay has quit [Server closed connection]
Maylay has joined ##openfpga
Forty-Bot has quit [Server closed connection]
Forty-Bot has joined ##openfpga
so-offish has joined ##openfpga
so-offishul has joined ##openfpga
so-offish has quit [Ping timeout: 246 seconds]
so-offishul has quit [Quit: Leaving]
<somlo>
anyone know of a channel, forum, or mailing list where one could ask n00b-ish Chisel HDL questions? I'm working my way through Martin Schoeberl's Chisel book, and have rather basic questions about why and how certain bits of syntax work (or don't) in certain ways :D