azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Flea86 has joined ##openfpga
Degi has quit [Ping timeout: 276 seconds]
Degi_ has joined ##openfpga
Degi_ is now known as Degi
jn has quit [Remote host closed the connection]
jn has joined ##openfpga
jn has joined ##openfpga
jn has quit [Changing host]
jn has quit [Remote host closed the connection]
jn has joined ##openfpga
jn has joined ##openfpga
jn has quit [Changing host]
Patater- has joined ##openfpga
Patater has quit [Ping timeout: 255 seconds]
srk_ has joined ##openfpga
srk has quit [Ping timeout: 248 seconds]
srk_ is now known as srk
kristianpaul has joined ##openfpga
krispaul has quit [Ping timeout: 240 seconds]
so-offish has quit [Read error: Connection reset by peer]
so-offish has joined ##openfpga
so-offish has quit [Read error: Connection reset by peer]
so-offish has joined ##openfpga
so-offish has quit [Read error: Connection reset by peer]
so-offish has joined ##openfpga
so-offish has quit [Read error: Connection reset by peer]
so-offish has joined ##openfpga
so-offish has quit [Max SendQ exceeded]
so-offish has joined ##openfpga
so-offish has quit [Read error: Connection reset by peer]
so-offish has joined ##openfpga
so-offishul has joined ##openfpga
so-offish has quit [Ping timeout: 246 seconds]
so-offishul has quit [Read error: Connection reset by peer]