azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Hoernchen_ has quit [Ping timeout: 268 seconds]
Hoernchen has joined ##openfpga
Degi has quit [Ping timeout: 264 seconds]
Degi has joined ##openfpga
kristianpaul has quit [Ping timeout: 268 seconds]
kristianpaul has joined ##openfpga
stefanct has joined ##openfpga
krispaul has joined ##openfpga
kristianpaul has quit [Ping timeout: 260 seconds]
eightdot has quit [Remote host closed the connection]
hackkitten has quit [Read error: Connection reset by peer]
Miyu has joined ##openfpga
Miyu is now known as hackkitten
<somlo> Anyone know if it's possible to upgrade the SODIMM on a Xilinx VC707, and what the max capacity is (i.e., in terms of pins actually wired to the FPGA)?
eightdot has joined ##openfpga
<Finde> I understood that it was possible but I don't have any numbers to share as a data point
<somlo> Finde: having studied the vc707 manual and ddram connectivity, it *seems* there are enough connected pins to support 4GB (e.g., MT8KTF51264HZ-1G9)
<somlo> but I'm a relative n00b when it comes to this stuff, so clue from someone better prepared would be nice :)
gordea has joined ##openfpga