azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
ormiret has quit [Ping timeout: 268 seconds]
emilazy has quit [Ping timeout: 268 seconds]
gatecat has quit [Ping timeout: 268 seconds]
felix_ has quit [Ping timeout: 268 seconds]
gatecat_ has joined ##openfpga
ormiret has joined ##openfpga
felix_ has joined ##openfpga
emilazy has joined ##openfpga
egg|cell|egg has quit [Ping timeout: 240 seconds]
zyp has quit [Ping timeout: 256 seconds]
egg|cell|egg has joined ##openfpga
zyp has joined ##openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 250 seconds]
Degi_ is now known as Degi
oeuf has quit [Ping timeout: 250 seconds]
egg has joined ##openfpga
specing has quit [Ping timeout: 256 seconds]
specing_ has joined ##openfpga
specing_ is now known as specing
peeps[zen] has quit [Ping timeout: 250 seconds]
peepsalot has joined ##openfpga
GenTooMan has quit [Ping timeout: 240 seconds]
Lord_Nightmare has joined ##openfpga
Maylay has quit [Ping timeout: 256 seconds]
Maylay has joined ##openfpga
Maylay has quit [Ping timeout: 268 seconds]
Maylay has joined ##openfpga
emeb has joined ##openfpga
emeb has quit [Client Quit]
GenTooMan has joined ##openfpga
egg|cell|egg has quit [Read error: Connection reset by peer]