crabbedhaloablut has quit [Ping timeout: 244 seconds]
crabbedhaloablut has joined #yosys
stroboko1p has joined #yosys
strobokopp has quit [Ping timeout: 265 seconds]
X-Scale` is now known as X-Scale
promach[m] has quit [Quit: Reconnecting]
promach[m] has joined #yosys
lkcl has quit [Ping timeout: 268 seconds]
FabM has joined #yosys
FabM has joined #yosys
FabM has quit [Changing host]
lkcl has joined #yosys
indy has quit [Ping timeout: 265 seconds]
emeb_mac has quit [Quit: Leaving.]
indy has joined #yosys
vidbina has joined #yosys
Kamilion has quit [Ping timeout: 272 seconds]
crabbedhaloablut has quit [Remote host closed the connection]
crabbedhaloablut has joined #yosys
cr19011 has joined #yosys
cr1901 has quit [Ping timeout: 264 seconds]
lkcl has quit [Ping timeout: 265 seconds]
lkcl has joined #yosys
TFKyle has quit [Read error: Connection reset by peer]
cr1901 has joined #yosys
cr19011 has quit [Ping timeout: 264 seconds]
lkcl has quit [Ping timeout: 252 seconds]
lkcl has joined #yosys
crabbedhaloablut has quit [Remote host closed the connection]
crabbedhaloablut has joined #yosys
vidbina has quit [Ping timeout: 268 seconds]
Kamilion has joined #yosys
tpb has quit [Ping timeout: 258 seconds]
tpb_ has joined #yosys
tpb_ is now known as tpb
FabM has quit [Ping timeout: 258 seconds]
vidbina has joined #yosys
lkcl has quit [Ping timeout: 265 seconds]
lkcl has joined #yosys
kaji has joined #yosys
gsmecher has joined #yosys
b2xiao has joined #yosys
<b2xiao>
hey folks, quick note: for a recent CTF (pwn2win 2021) our team put together an ECP5 bitstream -> verilog tool, similar to icebox_vlog.py. We were able to use our tool to simulate a LiteEth design and perform a side-channel attack on it. Would this tool be of interest to the Yosys repo?
<gatecat>
yes, this would be a great contribution to prjtrellis!
<b2xiao>
cool, I'll prepare a PR to https://github.com/YosysHQ/prjtrellis in due time. I'll probably need a bit of code review though because it's my first time dealing with project trellis (and actually my first time writing verilog code...)
<b2xiao>
currently I'm still doing the writeup for the challenge :)