<re_irc>
<@taral:matrix.org> Anyone know where I can best track the status of the cortex-m 0.8 work?
<re_irc>
<@jaxter184:matrix.org> does anyone have any good resources for understanding memory.x? I'm trying to flash an stm32h723, and I _think_ i'd be fine just using the one in stm32h7xx-hal (which itself is pretty well commented), but I'd like to take this opportunity to understand the file better
<re_irc>
<@jamesmunns:beeper.com> Ah, for the chip specific stuff, there is usually a section called the "memory map" that explains the different regions, kinds, and mappings of ram/flash
<re_irc>
<@jamesmunns:beeper.com> (in your chip specific datasheet, or "reference manual"
<re_irc>
<@jamesmunns:beeper.com> * manual"_
<re_irc>
<@jamesmunns:beeper.com> * manual")
<re_irc>
<@adamgreig:matrix.org> you want the reference manual, RM0468 for that chip
<re_irc>
<@jaxter184:matrix.org> perfect, thanks so much y'all
<re_irc>
<@adamgreig:matrix.org> then section 2.3-2.5 explains what memory you've got where, but it's a bit less clear why you have different sections and what you might use them for
<re_irc>
<@adamgreig:matrix.org> one thing to bear in mind is that you can generally only have one access to a particular memory section going at a time, so for example if you have a DMA transfer and the cpu also wants to access that memory, they'll contend, i.e. one will have to wait
<re_irc>
<@adamgreig:matrix.org> or two simultaneous dma transfers even
<re_irc>
<@jaxter184:matrix.org> oh, interesting, that makes sense
<re_irc>
<@adamgreig:matrix.org> so one advantage to multiple memory sections is you can arrange some transfers to happen in one and others in another, so they can both happen simultaneously
<re_irc>
<@jamesmunns:beeper.com> Yeah all of the general docs will colloquially be called "the datasheet", but at least for ST, there's usually a datasheet, which is more single-chip feature specific, and covers sw + electrical items, and a "reference manual" doc that goes more into detail and explains how to interact with a lot of things
<re_irc>
<@jamesmunns:beeper.com> : just for clarity, this ISN'T controlled by the linker script/memory.x, and is more chip/hardware specific
<re_irc>
<@adamgreig:matrix.org> the axisram is also a wider 64-bit memory bus, so you can get 2 words per access, while the sram1/2 is on the 32-bit ahb bus, and sram4 and backup sram are on a different bus again, but one that you can keep powered up separately in low-power modes
<re_irc>
<@jamesmunns:beeper.com> but the linker script can help ensure you put certain data items in specific hardware memory sections
<re_irc>
<@adamgreig:matrix.org> ah yea, the linker script is just to tell the compiler what addresses each memory starts at and how long they are
<re_irc>
<@adamgreig:matrix.org> figure 1 on page 107 of RM0468 has a nice diagram that shows all the RAMs, flashes, the CPU core, and the bus interconnects
<re_irc>
<@adamgreig:matrix.org> I say "nice" but they manage to completely butcher the aspect ratio so it's all squished :/
<re_irc>
<@jaxter184:matrix.org> do they? my pdf reader seems to show it fine
<re_irc>
<@jaxter184:matrix.org> its like twice the width of the other pages
<re_irc>
<@adamgreig:matrix.org> huh, yea, I take it back, it's just foxitreader being stupid, weird
<re_irc>
<@sjm42:matrix.org> Sounds like one page is landscape while others are portrait
<re_irc>
<@sjm42:matrix.org> Have seen it often in datasheet pdf files
IlPalazzo-ojiisa has quit [Remote host closed the connection]
<re_irc>
<@taral:matrix.org> maybe ?
<re_irc>
<@taral:matrix.org> (for ref: I would contribute, but I don't know what's blocking or needed)