trabucayre changed the topic of #openFPGALoader to: Universal utility for programming FPGA / Github: https://github.com/trabucayre/openFPGALoader/ Logs: https://libera.irclog.whitequark.org/openFPGALoader
_whitelogger has joined #openFPGALoader
Guest30 has joined #openFPGALoader
<Guest30> Hi, I'm not sure if this is the right location for this, but I'm using the openFPGALoader with some success programming an Artix Ultrascale+ FPGA, however I'm having some issues trying to write (and read) from the SPI flash (through JTAG). I modified the source code to allow for my custom board with the XCAU15P-1FFVB676E so it is supported, but the
<Guest30> spiOverJtag doesn't have a bitstream file to load the bridge. I did notice that there was one for the Kintex Ultrascale+ and tried to use that bridge, but as expected I didn't have good results. Do we know if the XCAU15P will eventually be added to the spiOverJtag support?
<Guest30> Additionally, I already have a generated bit file from Vivado that I use to write to the SPI flash (through JTAG), I have tried to use that bit file as I thought it would have the correctly setup JTAG to SPI bridge, but I wasn't able to read any of the right data.
Guest30 has quit [Ping timeout: 250 seconds]