trabucayre changed the topic of #openFPGALoader to: Universal utility for programming FPGA / Github: https://github.com/trabucayre/openFPGALoader/ Logs: https://libera.irclog.whitequark.org/openFPGALoader
jevinskie[m] has quit [Quit: Bridge terminating on SIGTERM]
jevinskie[m] has joined #openFPGALoader
f5oeo has joined #openFPGALoader
<f5oeo> Hi All...a newbie on openfpgaloader!
<f5oeo> Try to use pi-pico (as cable) on plutosdr target. Detect seems ok. tag frequency : requested 6000000Hz -> real 6000000Hz
<f5oeo> found 2 devices
<f5oeo> index 0:
<f5oeo>  idcode 0x4ba00477
<f5oeo>  type ARM cortex A9
<f5oeo>  irlength 4
<f5oeo> index 1:
<f5oeo>  idcode 0x3722093
<f5oeo>  manufacturer xilinx
<f5oeo>  family zynq
<f5oeo>  model xc7z010
<f5oeo>  irlength 6
<trabucayre> f5oeo: welcome!
<trabucayre> zynq is correctly detected yep
<f5oeo> Target is to reprogram u-boot through jtag using openfpgaloader like what is described here https://wiki.analog.com/university/tools/pluto/devs/fpga
<f5oeo> But need to understand what files have to send with openfpgaloader. Thanks if you can teach me !
<trabucayre> openfpgaloader can't deal with CPU: It's detected but because irlen must be taken into account to access FPGA
<trabucayre> Having a basic CPU support is a recurrent question to me
<f5oeo> Get it...but if I could write raw on spi, it should do the trick ?
<trabucayre> You can't access SPI flash from FPGA on zynq (and nor through JTAG): You have to load uboot directly into memory, then from a terminal access to this uboot to flash your image
<trabucayre> openOCD to the job
<f5oeo> Ok, need to investigate ! Thanks
<trabucayre> I can't find link: but I have already fixed mine
<f5oeo> Seems ADI use openocd to program the blank plutosdr ; https://wiki.analog.com/university/tools/pluto/engineers/testing
<trabucayre> true
<jevinskie[m]> <trabucayre> "Ok it's not gowin's specific: it..." <- Do you need a deca for testing? I have one I can spare (it’s in storage right now though)
<trabucayre> jevinskie[m]: thanks but in first time I suppose my trenz (analog max) is maybe enough and it's avoid to block your deca.
<trabucayre> with svf it's okay. But I have some difficult to find the relation between bitstream file and data sent. intel provides more or less really few informations
<trabucayre> but it's true: I have to restart/continue works on max10
f5oeo has quit [Quit: Client closed]