<vigneshr>
austriancoder: are you looking to fall back from boot0 to boot1 due to corrupted image, I dont have a solution for that. But for A/B update, you can choose which partition would the next active boot partition (boot0 or boot1) via mmc partconf cmd during flashing (say from u-boot) mmc partconf dev [boot_ack boot_partition partition_access] where boot_partition can be 1 or 2
ladis_ has joined #linux-ti
ladis has quit [Read error: Connection reset by peer]
Kubu_work has joined #linux-ti
<ldts>
the next iteration of this architecture would benefit from an A53 OTP interface so securing the board is not such a convoluted process.The bootflow (IMO) is not that bad - on par with AMD/Xilinx SoCs (zynqmp/Versal ACAP) and many other processors...but certainly writing keys to fuses does not need to be this painful.
Dhruvag2000[m] has quit [Quit: You have been kicked for being idle]
<ldts>
would also be nice to have better crypto support in OP-TEE so pkcs#11 runs with hardware support in the trusted world (that just requires doing some drivers since SA2UL supports the TEE island...at least for the KEK).
florian has joined #linux-ti
florian_kc has joined #linux-ti
<NishanthMenon>
Thanks vigneshr . austriancoder : I ran into a team member who mentioned that on emmc boot0/1 csd will help select, but no fallback.. e2e might give you an official answer though
<NishanthMenon>
ldts: fuse programming: that is under scrutiny.. but what specific stuff do you see benefit with pkcs on optee.. for my education...
<NishanthMenon>
austriancoder: ospi boot might have a scheme closer to a/b update though..
<ldts>
@NishanthMenon the main benefit is that keys - and operations - never leave the Trusted Zone: OP-TEE provides ciphers via libtomcrypt and libmbedtls but also supports IPs on iMx, SP, Zynqmp and so on. Should be easy to add K3 (seems to be just a mbox layer?) Some HSMs on i2c are also supported adding even more security to those keys.
<NishanthMenon>
ldts: thx for your feedback. I will pass this along.
<ldts>
@NishanthMenon great thanks. WRT to the eFuses, I think controlling the write operation from the TEE (instead of perhaps directly from u-boot) is a good choice. Uboot would implement a trusted application and the whole fuse process could be scripted. The u-boot script would send the write requests to the TEE which then would send the efuse requests to the firmware. It is a workflow to secure the boards that we follow on a number of
<ldts>
SoCs
rob_w has quit [Remote host closed the connection]
ikarso has quit [Quit: Connection closed for inactivity]
ikarso has joined #linux-ti
<NishanthMenon>
@ldts Thanks once again - understood.
<NishanthMenon>
just passing on from internal chat.. I think the folks are working on what is doable.. there are some architectural constraints to work with..
<ldts>
with the PTA, a u-boot command is really simple and should be accepted upstream (we have one to provision a secure element)
jluthra has quit [Remote host closed the connection]
jluthra has joined #linux-ti
florian has quit [Quit: Ex-Chat]
florian_kc has quit [Ping timeout: 272 seconds]
ikarso has quit [Quit: Connection closed for inactivity]
ikarso has joined #linux-ti
florian_kc has joined #linux-ti
florian_kc has quit [Ping timeout: 252 seconds]
florian_kc has joined #linux-ti
florian_kc has quit [Ping timeout: 252 seconds]
florian_kc has joined #linux-ti
ikarso has quit [Quit: Connection closed for inactivity]
ikarso has joined #linux-ti
<austriancoder>
NishanthMenon: sadly there is no ospi on our device.. only emmc. I could switch bootx in r5 U-Boot before loading/running a53 U-Boot .. all I need would be to setup a HW watchdog by R5 U-Boot. The harder path is if R5 U-Boot is broken :( dsmc would need change bootx (and I think there is a HW watchdog too that is used already).
florian_kc has quit [Ping timeout: 260 seconds]
Kubu_work has quit [Quit: Leaving.]
florian_kc has joined #linux-ti
ladis_ has quit [Quit: Leaving]
ikarso has quit [Quit: Connection closed for inactivity]