<Denis>
rwmjones: morning. do you think Intel is joining RISC-V with good intentions?
<Denis>
they have an obvious conflict of interests in this regard
zsun has quit [Ping timeout: 252 seconds]
bkircher is now known as bkircher_afk
zsun has joined #fedora-riscv
<leah2>
trying to stay relevant in a post-x86 age ;)
<Denis>
the goal is clear, it is the choice of means to achieve it where things can go wrong
<Denis>
anyway, we shall see in a while
jimwilson_ has joined #fedora-riscv
jimwilson has quit [Ping timeout: 240 seconds]
zsun has quit [Quit: Leaving.]
jcajka has quit [Ping timeout: 256 seconds]
<davidlt[m]>
Intel is working on their foundries services and want to provide something similar to TSMC
<davidlt[m]>
They have announced multiple partnerships with various IP vendors incl. a number of RISC-V vendors (SiFive, Andes, Ventana, etc.)
<davidlt[m]>
I believe ARM is also on the partners list
<davidlt[m]>
They also plan to license their own x86_64 cores (according to The Register)
<davidlt[m]>
So it's multi-ISA strategy for their foundries services.
<davidlt[m]>
So it's not like Intel is designing their own RISC-V world. They need to able to provide services to the companies that want to build SoC/CPUs/whatever with various IPs (DDRs, PCIe, CXL, USBs, SPIs, UARTs, etc.) incl. x86_64, armv7, armv7, riscv64, etc. cores.
jcajka has joined #fedora-riscv
<davidlt[m]>
guerby: are there any Unmatched boards in the cfarm?
Denis has quit [Quit: Leaving]
<sorear>
what davidlt said
jcajka has quit [Quit: Leaving]
leah2 has quit [Ping timeout: 240 seconds]
leah2 has joined #fedora-riscv
dgilmore has quit [Read error: Connection reset by peer]
dgilmore has joined #fedora-riscv
pbrobinson has quit [Ping timeout: 250 seconds]
sorear has quit [Read error: Connection reset by peer]
jcm has quit [Read error: Connection reset by peer]
drewfustini has quit [Read error: Connection reset by peer]
jbowen has quit [Read error: Connection reset by peer]