whitequark changed the topic of #amaranth-lang to: Amaranth hardware definition language · code https://github.com/amaranth-lang · logs https://libera.irclog.whitequark.org/amaranth-lang
KiranShila[m] has joined #amaranth-lang
<KiranShila[m]> Hey everyone! I'm getting started with amaranth and am trying to use a SyncFIFOBuffered in my design, but am a little lost on how to incorporate "standard library" blocks in an elaboratable design. Are there any examples I can check out to see how to do this?
<tpw_rules> what do you mean? you simply import them from the library, e.g. `from nmigen.lib.fifo import SyncFIFOBuffered` then use them as you would any other amaranth module
<tpw_rules> i copied that from an old example, that should probably be amaranth.lib.fifo :)
<KiranShila[m]> How does one use a module?
<d1b2> <dragonmux> the basic pattern is: python m.submodules.name = name = SomeElaboratable() # <do stuff with name>
<tpw_rules> yes, if you've already got elaboratable modules down that's the gist
<KiranShila[m]> Ah, interesting. I didn't see anything about submodules in the docs other than their existence
<tpw_rules> except instead of SomeElaboratable you use SyncFIFOBuffered of course
<KiranShila[m]> Thanks for the link!
Degi_ has joined #amaranth-lang
Degi has quit [Ping timeout: 272 seconds]
Degi_ is now known as Degi
<KiranShila[m]> Is there a way to get the verilog output to split each module into it's own file?
toshywoshy has quit [Ping timeout: 250 seconds]
toshywoshy has joined #amaranth-lang
cr1901 has quit [Read error: Connection reset by peer]
cr1901 has joined #amaranth-lang
<whitequark> not currently
nak has quit [Ping timeout: 260 seconds]
nak has joined #amaranth-lang
toshywoshy has quit [Ping timeout: 255 seconds]
<_whitenotifier-2> [amaranth] ekliptik commented on issue #704: Detect and reject netlists with combinatorial loops - https://github.com/amaranth-lang/amaranth/issues/704#issuecomment-1295917708
toshywoshy has joined #amaranth-lang
<_whitenotifier-2> [amaranth] whitequark commented on issue #704: Detect and reject netlists with combinatorial loops - https://github.com/amaranth-lang/amaranth/issues/704#issuecomment-1295975213
<whitequark> tbh, I'm thinking about rewriting the Verilog backend in pure Python
<whitequark> the Yosys integration seemed like a good idea and I made it work, but I'm no longer sure it's a good idea after all
<whitequark> the main issues are performance, and multiple file output, which is very difficult with Yosys no matter what
lf has quit [Ping timeout: 240 seconds]
lf has joined #amaranth-lang