azonenberg changed the topic of ##openfpga to: Open source tools for FPGAs, CPLDs, etc. Silicon RE, bitfile RE, synthesis, place-and-route, and JTAG are all on topic. Channel logs: https://libera.irclog.whitequark.org/~h~openfpga
Degi has quit [Ping timeout: 252 seconds]
Degi has joined ##openfpga
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined ##openfpga
DrPatater has quit [Quit: Explodes into a thousand pieces]
DrPatater has joined ##openfpga
florolf has quit [Ping timeout: 264 seconds]
manawyrm has quit [Ping timeout: 265 seconds]
manawyrm has joined ##openfpga
florolf has joined ##openfpga
kristianpaul has quit [Ping timeout: 252 seconds]
kristianpaul has joined ##openfpga
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined ##openfpga
Degi has quit [Ping timeout: 265 seconds]
Degi has joined ##openfpga
so-offish has quit [Read error: Connection reset by peer]
so-offish has joined ##openfpga
so-offish has quit [Ping timeout: 244 seconds]
horizon has quit [Ping timeout: 265 seconds]
horizon has joined ##openfpga
horizon has quit [Changing host]
horizon has joined ##openfpga
so-offish has joined ##openfpga
horizon has quit [Ping timeout: 252 seconds]
horizon has joined ##openfpga
so-offish has quit [Read error: Connection reset by peer]
horizon has quit [Ping timeout: 244 seconds]
horizon has joined ##openfpga
horizon has joined ##openfpga
horizon has quit [Changing host]
kristianpaul has quit [Ping timeout: 252 seconds]
kristianpaul has joined ##openfpga
specing has quit [Read error: Connection reset by peer]