tpb has quit [Killed (NickServ (GHOST command used by tpb_))]
tpb_ has joined #yosys
tpb_ is now known as tpb
vup has quit [*.net *.split]
killjoy has quit [*.net *.split]
vup has joined #yosys
killjoy has joined #yosys
killjoy has quit [Changing host]
killjoy has joined #yosys
pepijndevos[m] has quit [*.net *.split]
corecode has quit [*.net *.split]
bq has quit [*.net *.split]
corecode has joined #yosys
bq has joined #yosys
pepijndevos[m] has joined #yosys
programmerjake has quit [*.net *.split]
acharles has quit [*.net *.split]
xiretza[m] has quit [*.net *.split]
mithro has quit [*.net *.split]
mithro has joined #yosys
programmerjake has joined #yosys
acharles has joined #yosys
xiretza[m] has joined #yosys
chaoticryptidz has quit [*.net *.split]
mobius has quit [*.net *.split]
anuejn has quit [*.net *.split]
benreynwar has quit [*.net *.split]
Peetz0r has quit [*.net *.split]
mathu_ has quit [*.net *.split]
benreynwar has joined #yosys
mobius has joined #yosys
anuejn has joined #yosys
Peetz0r has joined #yosys
chaoticryptidz has joined #yosys
df00z has joined #yosys
<df00z>
I'm new to all this stuff. Kinda toying around. I have some like reg arrays, 128 bits, 256 bits. I wanna map 0 to 0, 1 to 7, 2 to 15 and so on. Like memory allocation, 256 bits deep, 8 bits wide. Is there any intelligent way to do that in verilog 2005 or with yosys? SystemVerilog has 2d arrays that work well. reg [0:127] lut_l =
<df00z>
128'h00070e091c1b1215383f363124232a2d; Basically I wanna make something like that accessible with lut_l[0] = 00, lut_l[1] = 07 and so on
<df00z>
Googling around I just see people cursing verilog 2005. I tried one solution I found to use wires and assign a 2d array of wires back to the 1d array, it does work but uses lots of resources it seems
<df00z>
I could build a 4x4 bit multiplier i guess, or like a precalculated multiplication table but it seems whack, should be easier
killjoy has quit [Ping timeout: 260 seconds]
killjoy has joined #yosys
killjoy has quit [Changing host]
killjoy has joined #yosys
df00z has quit [Quit: Client closed]
citypw has joined #yosys
srk has joined #yosys
kraiskil has joined #yosys
kraiskil has quit [Ping timeout: 252 seconds]
freemint has joined #yosys
freemint has quit [Client Quit]
chuangzhu has quit [Quit: You have been kicked for being idle]
oldtopman has quit [Remote host closed the connection]
citypw has quit [Ping timeout: 255 seconds]
df00z has joined #yosys
kraiskil has joined #yosys
<df00z>
I more or less figured it out. Can initialize a 2d array of 8 bits in an initial block. It won't look like BRAM though to the synth(probably expected) One can model something that looks like BRAM and do the same. For going the other direction, 1d to 2d...I'm writing a serializer\deserializer so I can just count bits and every 8 add 1 to a byte counter, no need to do anything else
Raito_Bezarius has quit [Ping timeout: 255 seconds]
Raito_Bezarius has joined #yosys
Raito_Bezarius has quit [Max SendQ exceeded]
Raito_Bezarius has joined #yosys
Raito_Bezarius has quit [Ping timeout: 252 seconds]