filterbox has quit [Quit: This computer has gone to sleep]
jn has quit [Ping timeout: 260 seconds]
jn has joined #tegra
jn has joined #tegra
jn has quit [Changing host]
jn has quit [Ping timeout: 240 seconds]
jn has joined #tegra
jn has joined #tegra
jn has quit [Changing host]
jn has quit [Ping timeout: 260 seconds]
jn has joined #tegra
jn has joined #tegra
jn has quit [Changing host]
jn has quit [Ping timeout: 252 seconds]
camus has quit [Ping timeout: 256 seconds]
lucaceresoli has joined #tegra
camus has joined #tegra
torez has joined #tegra
marvin24 has joined #tegra
TundraMan has joined #tegra
TundraMan has quit [Quit: Konversation terminated!]
x86corez has quit [Quit: You have been kicked for being idle]
filterbox has joined #tegra
filterbox has quit [Quit: This computer has gone to sleep]
gouchi has joined #tegra
filterbox has joined #tegra
jn has joined #tegra
jn has joined #tegra
jn has quit [Changing host]
<filterbox>
Quick question, I am looking at what would be required to get a kernel > 5.1 running on an XavierNX, is there a way to build a newer kernel that would run on the dev boards or does L4T not support it without outright?
<digetx>
lucaceresoli: host1x is graphics bus and DMA engine, VI is a host1x's device, host1x provides synchronization primitives that VI uses
torez has quit [Quit: torez]
<lucaceresoli>
digetx: thank you very much. One question I have is whether the VI registers can be accessed directly on the CPU bus, without going through host1x
<lucaceresoli>
in the coming days I might have more specific questions as I'm working with the goal of having tegra20 video capture in mainline
gouchi has quit [Remote host closed the connection]
filterbox has quit [Quit: This computer has gone to sleep]